List of Messages |
CAUSE: The specified MLAB is implementing memory in a non-ROM mode, but the specified port is not connected. Write related ports such as datain and write address are required to be connected in a non-ROM mode.
ACTION: Modify the design so that the MLAB block has datain and write address ports or configure it as a ROM.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.