List of Messages |
CAUSE: The specified DQS_DELAY_CHAIN is driving the clk and/or clk_n ports of several DDIO_IN primitives. Each DDIO_IN primitive that the DQS delay chain drives must have the same use_clkn WYSIWYG parameter value; however, the Quartus Prime software detects different values.
ACTION: Modify the parameter values for some primitives, or modify the connection of your design. For more information about the configuration of the use_clkn parameter, refer to the submessages.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.