List of Messages |
CAUSE: The specified DDIO_OUT atom is not configured properly. The DDIO_OUT atom must have the half_rate_mode parameter set to TRUE. The phy clock tree can drive half-rate DDIO_OUT primitives only.
ACTION: Check your design to ensure that the DDIO_OUT atom is properly configured.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.