List of Messages |
CAUSE: The specified DSP block WYSIWYG primitive is using the accumulate feature without an output register.
ACTION: Select a clock source for the output register based on your design requirements, or disable the accumulate feature by disconnecting or tying the \"accumulate\" port to GND.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.