List of Messages |
CAUSE: You set the specified PLL enable input pins in the current design; however, the specified device family must have only one PLL enable input pin.
ACTION: Modify the design so that only one input pin drives the ena port of all enhanced or fast PLLs and the pllenable port of all XGMII state machine atoms.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.