List of Messages |
CAUSE: The specified SERDES receiver or transmitter atom has a clock input port that can be driven only by clk0 or clk1 port of a fast PLL. This error usually occurs when you instantiate a megafunction directly in an HDL file rather than using the MegaWizard Plug-In Manager .
ACTION: Modify the design so that the clock input port of the SERDES receiver or transmitter atom has a valid source.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.