List of Messages |
CAUSE: The specified serial clock output frequency range for the GXB receiver PLL of the specified gigabit transceiver block (GXB) receiver channel atom exceeds the maximum frequency for both the target device speed grade for this configuration of the GXB receiver and when the coreclk is selected with the rate matching FIFO when using GIGE or XAUI protocols.
ACTION: Lower the serial clock output frequency so that the output frequency is within the specified frequency range, or change the target device speed grade.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.