List of Messages |
CAUSE: The specified phasectrlin input of the specified output phase alignment primitive is driven by an illegal source.
ACTION: Check the design and make sure that the specified phasectrlin input is driven by the dqsoutputphasesetting output of a DQS configuration primitive. Alternatively, you can change the values of the USE_PHASECTRLIN parameter and the OPERATION_MODE parameter.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.