List of Messages |
CAUSE: The specified delayctrlin input of the specified output phase alignment primitive is driven by an illegal source.
ACTION: Check the design and make sure that if the specified delayctrlin input is connected, it is connected to the specified delayctrlout output of a delay-locked loop (DLL).
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.