List of Messages |
CAUSE: The phaseselect input of the specified I/O clock divider primitive is not driven by the dividerphasesetting output of a DQS configuration primitive.
ACTION: To avoid this error, make sure that the specified phaseselect input is driven by the dividerphasesetting output of a DQS configuration primitive.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.