List of Messages |
CAUSE: The phaseinvertctrl input of the specified I/O clock divider primitive has an illegal connection.
ACTION: Check the design and make sure that if the specified phaseinvertctrl input is not disconnected, it is driven by the resyncinputphaseinvert output of a DQS configuration primitive.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.