List of Messages |
CAUSE: The specified delayctrlin input of the specified I/O clock divider block has an illegal connection.
ACTION: Check the design and make sure the the specified delayctrlin input is driven by an uninverted delayctrlout output of a DLL primitive. The index of the delayctrlout output must be the same as the index of the specified delayctrlin input.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.