List of Messages |
CAUSE: The phasectrlin input port of the specified DQS delay chain primitive is unconnected, or driven by an illegal source. This port must be connected. Otherwise, this port becomes optional and defaults to GND.
ACTION: Check the design and make sure that the specified phasectrlin input port is driven by a legal source.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.