List of Messages |
CAUSE: The enainputphasetransferreg output of the specified DQS configuration primitive has an illegal connection.
ACTION: Check the design and make sure that if the specified enainputphasetransferreg output is connected, it is connected to the enaphasetransferreg input of an input phase alignment primitive.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.