List of Messages |
CAUSE: The inclk port of the specified Clock Control Blocks is driven by the specified source. When the CLOCK_TYPE parameter is set to EXTERNAL_CLOCK_OUTPUT, the inclk port must be driven by a PLL clock output.
ACTION: Modify the design so that the inclk port of the specified Clock Control Block is driven by a PLL clock output.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.