List of Messages |
CAUSE: The outclk port of the specified Clock Control Blocks must drive output pins that share the same polarity, but the specified output pins have different polarity.
ACTION: Modify the design so that the outclk port of the specified Clock Control Block drives only output pins that share the same polarity.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.