List of Messages |
CAUSE: The specified PLL has too many fan-outs to the clock dividers, but can support up to only the specified number of dividers.
ACTION: Make sure that the PLL does not feed more than the specified number of clock dividers.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.