List of Messages |
CAUSE: The specified clock input port of the specified gigabit transceiver block (GXB) transceiver PLL is fed by the specified PLL signal through a clock control.
ACTION: Modify the design so that the clock input port of the specified GXB transceiver PLL is directly fed by the cascaded source PLL.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.