List of Messages |
CAUSE: The specified WYSIWYG primitive has its port A input registers using clock from the clk1 port, which is illegal, since port A input registers can use only clock from clk0.
ACTION: Modify the design so that the port A input registers of the WYSIWYG primitive use clk0 as clock.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.