List of Messages |
CAUSE: For the specified WYSIWYG RAM primitive, mix port width is not allowed.
ACTION: Change the design to ensure the width for Port A and Port B is the same or change the operation mode.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.