List of Messages |
CAUSE: For the specified WYSIWYG RAM primitive, the width of ECCENCPARITY must be set as eight.
ACTION: Connect the specified ECCENCPARITY port.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.