List of Messages |
CAUSE: You specified the MULTIPLY_BY and DIVIDE_BY parameter values of the output frequency for the specified PLL output port. However, the output frequency must be in the specified frequency range when feeding the specified destination.
ACTION: Modify the design so that the MULTIPLY_BY and DIVIDE_BY parameter values of the specified PLL clock output are in the required range.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.