List of Messages |
CAUSE: Input clock of PHY Clock Buffer is not driven by PLL output clock at the correct index.
ACTION: Modify the connection as suggested in the message.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.