List of Messages |
CAUSE: Input clocks of PHY Clock Buffer are driven by multiple PLLs.
ACTION: Modify the design so that the PHY Clock Buffer is driven by the same PLL.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.