List of Messages |
CAUSE: The input pipeline register clock must be the same as output clock to guarantee correct output in Systolic mode.
ACTION: Change the input pipeline register clock to be the same as output clock.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.