List of Messages |
CAUSE: The Fitter tried to place the specified PLL. However, the PLL drives at least one non-DPA mode SERDES. As a result, the PLL input clock must be driven by a dedicated clock pin of the PLL.
ACTION: Modify the design so that the PLL input clock is driven by a dedicated clock pin of the PLL.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.