List of Messages |
CAUSE: ATX phase-locked loop (PLL) has certain bandwidth limitations that are dependent on the PLL loop gain.
ACTION: Refer to Stratix V ATX PLL documentation to determine legal bandwidth settings for this reference clock and output frequency.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.