List of Messages |
CAUSE: The specified port on the specified PHY Clock Buffer node is not properly connected in the netlist.
ACTION: Connect the specified port to one of the valid ports listed below.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.