List of Messages |
CAUSE: The specified DSP block multiplier WYSIWYG primitive does not support difference clock settings for the mention two clock parameters.
ACTION: Change the mention two clock parameters by settings same clock or to "NONE" if either or both registers unused.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.