List of Messages |
CAUSE: The specified DSP block multiplier WYSIWYG primitive has an active clear port but you did not specify the clear type.
ACTION: Change the value of parameter clear_type to either aclr or sclr based on your design requirements.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.