List of Messages |
CAUSE: The specified input port of the specified Clock Delay Control Block cannot be connected in this version of the Quartus Prime software.
ACTION: Modify the design and remove the specified input port connection.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.