List of Messages |
CAUSE: The delayctrlin input port of the specified Clock Delay Control block is not connected, but the Clock Delay Control block is in dynamic delay chain mode. The delayctrlin input port must be connected when the Clock Delay Control block is in dynamic delay chain mode.
ACTION: Modify the design so that the delayctrlin input port is connected.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.