List of Messages |
CAUSE: The delayctrlin input port of the specified Clock Delay Control block has an incorrect width.
ACTION: Modify the design to specify the delayctrlin input port with the correct width.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.