List of Messages |
CAUSE: The specified port of the specified Clock Delay Control Block must be driven by an I/O, but is currently driven by the specified atom. This is not allowed.
ACTION: Modify the design to drive the specified port of the Clock Delay Control Block from an I/O.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.