List of Messages |
CAUSE: The current design has a clkout port of the specified Clock Delay Control Block feeding at least one Clock Control Block and the clkout port has more than one fan-out. This is not allowed.
ACTION: Modify the design and make sure the clkout port of the specified Clock Delay Control Block feeds one single fan-out to a Clock Control Block, or make sure the clkout has multiple fan-outs that do not feed a Clock Control Block.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.