List of Messages |
CAUSE: The specified input port of Clock Delay Control Calibration block is not sourced from the clock output port of a PLL. This input port must be sourced from the clock output port of a PLL.
ACTION: Modify the design to source this port from the clock output port of a PLL.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.