List of Messages |
CAUSE: The specified delayctrlin input port of the specified Clock Delay Control Calibration block does not have a source.
ACTION: Modify the design to provide a source for this input port.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.