List of Messages |
CAUSE: The specified clock buffer is not always enabled but drives a PLL. A clock buffer that drives a PLL must always be enabled.
ACTION: Ensure the clock buffer enable mode is set to "always enabled", the enable signal is set to VCC, and/or disconnect the enable input for the clock buffer.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.