List of Messages |
CAUSE: The clock0 output port of the specified gigabit transceiver block (GXB) transmitter PLL connects to an illegal port. The clock0 output port must connect only to the fastpllclk port of a GXB transmitter channel atom.
ACTION: Connect the clock0 output port of the GXB transmitter PLL to the fastpllclk port of a GXB transmitter channel atom.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.