List of Messages |
CAUSE: The specified atom has a clock enable port connected without a corresponding clock signal. However, an atom with a clock enable connection must have a clock signal.
ACTION: Modify the design so that the logic is correctly feeding the clock and clock enable ports.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.