List of Messages |
CAUSE: The TXLOCALFCLK port of the specified LVDS dynamic phase alignment (DPA) atom does not drive the WRITECLK port of an ARRIAV_IR_FIFO_USERDES atom.
ACTION: Modify your design to instantiate an ARRIAV_IR_FIFO_USERDES atom and connect the TXLOCALFCLK port of the DPA atom with the WRITECLK port.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.