List of Messages |
CAUSE: The specified inclk port of the specified Clock Control Block is driven by the specified illegal source, but must be driving by the specified legal sources. When the clkselect port is used, the inclk ports of a Clock Control Block must only be driven by clock pins or PLL clock outputs.The inclk[0] and inclk[1] need to be driven by pins and inclk[2] and inclk[3] need to be driven by a PLL output.
ACTION: Modify the design so that inclk port of the specified Clock Control Block is driven by the specified legal sources. See the Clock Control Block description for more information.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.