List of Messages |
CAUSE: The outclk port of the specified Clock Control Blocks must drive only one output pin.
ACTION: Modify the design so that the outclk port of the specified Clock Control Block drives 1 unregistered pin.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.