List of Messages |
CAUSE: The specified signal drives the inclk port of the specified Clock Control Block that uses the clkselect port, but it cannot drive the specified inclk port of the specified Clock Control Block because because it has a different index.
ACTION: Modify the design so that the specified signal drives only inclk ports of Clock Control Blocks that use the clkselect port and have the same index.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.