List of Messages |
CAUSE: The clkselect port of the specified Clock Control Block is set to a value other than 0. When the clkselect port uses one input clock signal, the clkselect port must be 0 or must be unused.
ACTION: Modify the design so that clkselect port of the specified Clock Control Block is 0 or is unused, or change the clkselect port to use 2 or more input clock signals.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.