List of Messages |
CAUSE: Your design contains an external memory interface or PHYLite IP core reference clock fed by a cascaded PLL.
ACTION: Connect the external memory interface or PHYLite IP core reference clock to an input buffer.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.