List of Messages |
CAUSE: Your design has instantiated an I/O hardware configuration that is either illegal or not currently supported by Quartus Prime. DDIO_OUTs, FFs, and OUTPUT_ALIGNMENTs in the same IO_REG must share the same source for their ARESET inputs.
ACTION: Modify the connectivity of this node so that the node has a legal configuration.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.