List of Messages |
CAUSE: You directed the Quartus Prime software to generate an output file. However, the Quartus Prime software is unable to create the file.
ACTION: Make sure that the root entity is defined in a Verilog Design File (.v) or VHDL Design File (.vhd).
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.