List of Messages |
CAUSE: The specified PLL was created for a device family that is different from the target device family and that uses zero delay buffer mode. Analysis & Synthesis cannot remap the PLL to a PLL for the target device family because the PLL using zero delay buffer mode in the target device requires a bidirectional I/O in the feedback path.
ACTION: Modify the PLL to not use zero delay buffer mode, or reinstantiate the specified PLL by reopening it in the ALTPLL Megawizard and saving it again as well as adding the necessary bidirectional I/O in the feedback path.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.