List of Messages |
CAUSE: The specified PLL was created for a device family that is different from the target device family. Analysis &Synthesis cannot remap the sclk port in the LVDS PLL to a clk port in a LVDS PLL for the target device family because the specified parameter is not set to a value greater than 0.
ACTION: Set the specified parameter to have a value greater than 0.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.